• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method of fabricating a semiconductor device wherein there is provided a semiconductor substrate, preferably of silicon, having a gate insulator thereover, preferably of silicon dioxide, forming a junction, preferably a silicon/silicon dioxide interface, and a gate electrode, preferably of doped polysilicon, over the partially fabricated device. Deuterium is implanted into the structure and the deuterium is caused to diffuse through the deivce. The device fabrication is then completed.
    公开号:US20010007785A1
    申请号:US09/788,248
    申请日:2001-02-15
    公开日:2001-07-12
    发明作者:Timothy Rost；Kenneth Harvey
    申请人:Rost Timothy A.；Harvey Kenneth C.；
    IPC主号:H01L21-3003
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] This invention relates to a method of passivating silicon bonds in semiconductor devices by a species, particularly deuterium. [0002]
    [0003] 2. Brief Description of the Prior Art [0003]
    [0004] It is known that channel hot carrier (CHC) effects progressively degrade the performance of transistors, this effect being particularly apparent in VLSI CMOS transistors. Specifically, for any given bias condition, the channel current decreases over time. This aging process is thought to occur, in part, as a result of hot electrons stimulating the desorption of hydrogen from the Si/SiO[0004] 2 interface region. Hydrogen is introduced by necessity during several device processing steps, for example during the sintering of wafers at an elevated temperature in a hydrogen ambient.
    [0005] To avoid the problems resulting from hot carrier effects, the drain voltage and gate length of the transistors must not be changed beyond certain values. This limits the performance of the transistor. By reducing the degradation from hot carrier effects, the design limits of the transistor are improved and a higher performance, more reliable transistor is achieved. While this process improves device function, it sets the stage for subsequent hot electron degradation. [0005]
    [0006] In an article entitled “Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processing” by J. W. Lyding et al., [0006] Applied Physics Letters, Vol. 68, No. 18, 29 April 1996, it is noted that replacing hydrogen with deuterium during the final wafer sintering process reduces hot electron degradation effects in metal oxide semiconductor transistors. The exact cause of this large isotope effect was not known. This substitution increased the CHC lifetime of the transistor by factors of 10 to 50, this being borne out by the applicants herein. However, Lyding et al. delivered the deuterium to the region of the gate oxide in an oven through thermal diffusion. This causes most of the deuterium to be wasted. In addition, during the sintering process, the deuterium may experience difficulty diffusing through some materials to reach the Si/SiO2 interface, especially in those cases where several layers of metalization are located between the deuterium implant and the Si/SiO2 interface.
    [0007] It is also known in the case of flash memories which include a pair of insulator layers (interpolysilicon oxide layer and tunnel oxide layer) interleaved with a pair of polysilicon layers or the like, that each time the flash memory is written into or erased, charge moves through the dielectric layers surrounding the hanging polysilicon layer. This charge movement, over time, leads to a degradation of the electrical properties of the dielectric. This degradation can lead to charge loss on the storage cell, which can cause data loss. It is highly desirable to improve the quality of these surrounding dielectric layers to prevent or at least minimize this problem. [0007]
    [0008] There has been no known solution to completely eliminate the wearout of the dielectric in flash memories. Generally, attention has been focused on improving the quality of the oxide or on optimizing the operation of the [0008] SUMMARY OF THE INVENTION
    [0009] It is therefore a purpose of this invention to improve by ion or neutral implantation of deuterium the hot carrier lifetimes of MOS transistors with gates containing a silicon trioxide gate oxide as well as to improve the data retention characteristics of flash memory cells. [0009]
    [0010] Although the gate insulator material herein is referred to as SiO[0010] 2, it is to be understood that the invention also applies to gates that also contain nitrides or are solely comprised of nitrides or that include other possible gate insulator materials, such as, for example, tantalum pentoxide.
    [0011] Briefly, in accordance with the present invention, deuterium is introduced into the semiconductor device by implantation, instead of by thermal diffusion as was done by Lyding et al. The implantation may be accomplished at any step of the semiconductor process flow. Examples with be provided hereinbelow. In general, deuterium implantation is provided so that, during subsequent thermal cycles, the deuterium will diffuse to the gate oxide/silicon interface and become chemically attached to the dangling bonds at that interface, this generally being the Si/SiO[0011] 2 or polysilicon/SiO2 interface. The energy, dose and point defects of the implant are optimized to effect this.
    [0012] The following are examples in which implantation is used to introduce deuterium to the structure, although many other possibilities will be readily apparent. These and other imnplants may be used in combination. (1) When the last metal level is completed, deuterium can be implanted into the inter-level dielectric, typically but not limited to an oxide, and then annealed in standard manner. (2) When the side-wall material is deposited, deuterium may be implanted into the side-wall material to add-to and/or displace the existing hydrogen in the side-wall material. (3) Deuterium may be implanted at any point in the process flow into the polysilicon that comprises the transistor gate which is above the gate oxide. (4) Deuterium may be implanted into the silicon, below the gate oxide, in the region that comprises the channel of the transistor at any point in the process flow. [0012]
    [0013] By the method in accordance with the present invention, less deuterium gas is consumed as compared with the above described prior art. Ion implantation reduces isotopic contamination from hydrogen and tritium and, thereby, reduces CHC degradation from hydrogen and reliability problems from tritium decay, such as soft error rates (SER). [0013]
    [0014] With reference to the flash memories, it is believed that the dielectric wearout is due to the accumulation of unpassivated defect sites in the oxide and that deuterium is less likely to be removed from these cites than is hydrogen. Anneals in a deuterium-containing, essentially hydrogen-free ambient, such as from about 10 percent to about 100 percent by volume deuterium and the remainder a gas inert to the operations being conducted, preferably nitrogen passivate defect sites with the deuterium. The deuterium is less likely to dissociate from the defect site and move through the structure than is hydrogen due to the difference in mass therebetween. Annealing will take place at a temperature above the dissociation temperature for hydrogen and silicon, this being above about 500 degrees C for a period of from about 15 to about 30 minutes and preferably about 15 minutes. [0014] BRIEF DESCRIPTION OF THE DRAWINGS
    [0015] FIG. 1 is a cross sectional view of a portion of a portion of a partially fabricated semiconductor wafer with a deuterium implant in the interlevel dielectric; [0015]
    [0016] FIG. 2 is a cross sectional view of a portion of a partially fabricated semiconductor wafer with a deuterium implant in the sidewall material; [0016]
    [0017] FIG. 3 is a cross sectional view of a portion of a partially fabricated semiconductor wafer with a deuterium implant in the gate electrode; [0017]
    [0018] FIG. 4 is a cross sectional view of a portion of a partially fabricated semiconductor wafer with a deuterium implant in the substrate; and [0018]
    [0019] FIG. 5 is a schematic diagram of the gate structure of a typical flash memory which is placed in a deuterium-containing and essentially hydrogen-free ambient during anneal. [0019] DESCRIPTION OF THE PREFERRED EMBODIMENT
    [0020] Referring first to FIG. 1, there is shown a cross sectional view of a portion of a partially fabricated semiconductor wafer with a deuterium implant in an inter-level substrate. There is shown a partially fabricated MOS transistor having a silicon substrate portion formed of polysilicon, generally doped polysilicon. Prior to completion of processing, deuterium is implanted with energy of from about 40 to about 60 KeV and a dose greater than about 10[0020] 15 into the inter-level dielectric and allowed to diffuse to the defect sites of the gate oxide during subsequent fabrication and especially during annealing steps. At least some of this diffusion takes place in the direction of the silicon/silicon dioxide interface where the deuterium bonds with dangling silicon sites. This implant can be provided instead of the usual hydrogen sinter step, for example. The fabrication process then proceeds in standard manner.
    [0021] Referring to FIG. 2, there is shown a process flow for a cross sectional view of a portion of a partially fabricated semiconductor wafer with a deuterium implant in the sidewall material. In FIG. 2 there is shown a silicon substrate [0021] 11 having a gate oxide layer 13 thereon. A patterned layer of polysilicon 15 is disposed over the gate oxide layer 13. A layer of silicon nitride 17 is conformally deposited over the suface as shown in FIG. 2 and deuterium ions 19 are implanted into the structure of the silicon nitride layer as shown in FIG. 2. With an increase in temperature above the dissociation temperature of silicon and hydrogen and a later lowering of the temperature below the dissociation temperature, the deuterium will migrate to the available sites on the silicon to provide a substantially deuterium-doped silicon nitride layer.
    [0022] Referring now to FIG. 3, there is shown a partially fabricated MOS transistor having a silicon substrate portion [0022] 21, a gate oxide 23 formed of silicon dioxide and a gate electrode 25 formed of polysilicon, generally doped polysilicon. Prior to introduction of any levels of metal, deuterium 27 is implanted into the gate electrode 13 and allowed to diffuse in the gate oxide during subsequent fabrication and especially during annealing steps. At least some of this diffusion takes place in the direction of the substrate 21/silicon dioxide 23 interface 27 where the deuterium bonds with dangling silicon cites. The fabrication process then proceeds in standard manner with implanting of source/drain regions in the substrate 21 (not shown) and addition of layers of metallization (not shown) which will provide connection to the source/drain regions and the gate electrode 25 as well as system interconnect as is well known. During the addition of the metal layers and intervening insulator layers, the deuterium will diffuse toward the interface 27.
    [0023] Referring now to FIG. 5, there is shown a partially fabricated flash memory [0023] 31 having a silicon substrate 33 with alternating layers thereon of silicon dioxide 35, polysilicon 37, silicon dioxide 39 and polysilicon 41. The memory 31 is disposed in a chamber 43 having an ambient containing about 10 percent by volume deuterium and 90 percent by volume nitrogen and heated to a temperature of 525 which is above the dissociation temperature of hydrogen and silicon for 30 minutes. The deuterium migrates into the structure of the polysilicon layers 37, 41 and the structure of the silicon dioxide layers 35, 39 and occupy available bonding sites with the silicon. Since the number of available deuterium atoms in the structures is now far greater than the number of hydrogen atoms, a substantial number of the available sites on the silicon atoms will be filled with deuterium.
    [0024] Referring to FIG. 4, there is shown a cross sectional view of a portion of a partially fabricated MOS transistor having a silicon substrate portion [0024] 1, a gate oxide 3 formed of silicon dioxide and a gate electrode 5 formed of polysilicon, generally doped polysilicon. Prior to introduction of any levels of metal, deuterium 7 is implanted into the substrate 1 and allowed to diffuse in the substrate during subsequent fabrication and especially during annealing steps. At least some of this diffusion takes place in the direction of the substrate 1/silicon dioxide 3 interface 7 where the deuterium bonds with dangling silicon cites.
    [0025] The fabrication process then proceeds in standard manner with implanting of source/drain regions in the substrate [0025] 1 (not shown) and addition of layers of metallization (not shown) which will provide connection to the source/drain regions and the gate electrode 5 as well as system interconnect as is well known. During the addition of the metal layers and intervening insulator layers, the deuterium will diffuse toward the interface 7.
    [0026] Though the invention has been described with respect to specific preferred embodiments thereof, many variations and modifications will immediately become apparent to those skilled in the art. It is therefore the intention that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications. [0026]
    权利要求:
    Claims (16)
    [1" id="US-20010007785-A1-CLM-00001] 1. A method of fabricating a semiconductor device which comprises the steps of:
    (a) providing a partially fabricated semiconductor device having a substrate with an insulator thereover and an electrode over said insulator and spaced from said substrate, said insulator forming a junction with at least one of said substrate and said electrode and;
    (b) implanting deuterium into said partially fabricated device;
    (c) causing said deuterium to diffuse to a said junction; and
    (d) then forming a first layer of metal over said substrate.
    [2" id="US-20010007785-A1-CLM-00002] 2. The method of
    claim 1 wherein said substrate is silicon, said insulator is a gate insulator and said electrode is a gate electrode.
    [3" id="US-20010007785-A1-CLM-00003] 3. The method of
    claim 1 wherein said insulator is silicon dioxide.
    [4" id="US-20010007785-A1-CLM-00004] 4. The method of
    claim 2 wherein said gate insulator is silicon dioxide.
    [5" id="US-20010007785-A1-CLM-00005] 5. The method of
    claim 1 wherein said electrode is polysilicon.
    [6" id="US-20010007785-A1-CLM-00006] 6. The method of
    claim 2 wherein said gate electrode is polysilicon.
    [7" id="US-20010007785-A1-CLM-00007] 7. The method of
    claim 3 wherein said electrode is polysilicon.
    [8" id="US-20010007785-A1-CLM-00008] 8. The method of
    claim 4 wherein said gate electrode is polysilicon.
    [9" id="US-20010007785-A1-CLM-00009] 9. A method of fabricating a semiconductor device which comprises the steps of:
    (a) providing a partially fabricated device including a semiconductor substrate having a first electrically insulating layer thereover, a first layer of polysilicon over said first electrically insulating layer, a second electrically insulating layer over said first layer of polysilicon and a second layer of polysilicon over said second electrically insulating layer;
    (b) placing said partially fabricated device in a chamber having a deuterium-containing ambient; and
    (c) causing said deuterium to diffuse through the structure of said device.
    [10" id="US-20010007785-A1-CLM-00010] 10. The method of
    claim 9 wherein step (c) comprises heating said partially fabricated device to a temperature above the dissociation temperature of silicon and hydrogen; permitting said deuterium to diffuse through the structure of said device, then cooling said device to below the dissociation temperature of hydrogen and silicon and removing said device from said chamber and said deuterium-containing ambient.
    [11" id="US-20010007785-A1-CLM-00011] 11. The method of
    claim 9 wherein said substrate is silicon.
    [12" id="US-20010007785-A1-CLM-00012] 12. The method of
    claim 10 wherein said substrate is silicon.
    [13" id="US-20010007785-A1-CLM-00013] 13. The method of
    claim 11 wherein said temperature is above 500 degrees C.
    [14" id="US-20010007785-A1-CLM-00014] 14. The method of
    claim 12 wherein said temperature is above 500 degrees C.
    [15" id="US-20010007785-A1-CLM-00015] 15. The method of
    claim 13 wherein said device is maintained at said temperature above 500 degrees C for from about 5 to about 30 minutes.
    [16" id="US-20010007785-A1-CLM-00016] 16. The method of
    claim 14 wherein said device is maintained at said temperature above 500 degrees C for from about 5 to about 30 minutes.
    类似技术:
    公开号 | 公开日 | 专利标题
    EP0928497B1|2008-07-09|A novel process for reliable ultra-thin oxynitride formation
    US6074917A|2000-06-13|LPCVD oxide and RTA for top oxide of ONO film to improve reliability for flash memory devices
    US8294192B2|2012-10-23|Use of dilute steam ambient for improvement of flash devices
    US6445030B1|2002-09-03|Flash memory erase speed by fluorine implant or fluorination
    US5229311A|1993-07-20|Method of reducing hot-electron degradation in semiconductor devices
    EP0690487A1|1996-01-03|Methods for forming oxide films
    US20030157807A1|2003-08-21|Process of forming an electrically erasable programmable read only memory with an oxide layer exposed to hydrogen and nitrogen
    US4447272A|1984-05-08|Method for fabricating MNOS structures utilizing hydrogen ion implantation
    US6268269B1|2001-07-31|Method for fabricating an oxide layer on silicon with carbon ions introduced at the silicon/oxide interface in order to reduce hot carrier effects
    US6221705B1|2001-04-24|Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells
    US20030153150A1|2003-08-14|Floating gate nitridation
    US6001713A|1999-12-14|Methods for forming nitrogen-rich regions in a floating gate and interpoly dielectric layer in a non-volatile semiconductor memory device
    US5656516A|1997-08-12|Method for forming silicon oxide layer
    US20060244048A1|2006-11-02|Method for reducing single bit data loss in a memory circuit
    US6017806A|2000-01-25|Method to enhance deuterium anneal/implant to reduce channel-hot carrier degradation
    US20040061181A1|2004-04-01|Semiconductor device and mehtod of manufacturing the same
    US6208002B1|2001-03-27|Field effect transistor and manufacturing method thereof
    US3945031A|1976-03-16|Charge effects in doped silicon dioxide
    KR100367740B1|2003-01-10|Method for fabricating gate oxide film
    US6162684A|2000-12-19|Ammonia annealed and wet oxidized LPCVD oxide to replace ono films for high integrated flash memory devices
    US6989319B1|2006-01-24|Methods for forming nitrogen-rich regions in non-volatile semiconductor memory devices
    JP3406811B2|2003-05-19|Semiconductor device and manufacturing method thereof
    US20020072187A1|2002-06-13|Methods for deuterium sintering
    JPH05102471A|1993-04-23|Manufacture of semiconductor device
    KR100388463B1|2003-06-25|A method of fabricating semiconductor device with dual polysilicon gate structure
    同族专利:
    公开号 | 公开日
    US6326274B2|2001-12-04|
    US6221705B1|2001-04-24|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20020140043A1|2001-03-30|2002-10-03|Kabushi Kaisha Toshiba|Semiconductor device and method of manufacturing the same|US5872387A|1996-01-16|1999-02-16|The Board Of Trustees Of The University Of Illinois|Deuterium-treated semiconductor devices|
    US6221705B1|1997-07-28|2001-04-24|Texas Instruments Incorporated|Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells|
    US5877051A|1997-08-22|1999-03-02|Micron Technology, Inc.|Methods of reducing alpha particle inflicted damage to SRAM cells, methods of forming integrated circuitry, and methods of forming SRAM cells|
    US6143632A|1997-12-18|2000-11-07|Advanced Micro Devices, Inc.|Deuterium doping for hot carrier reliability improvement|
    US5960294A|1998-01-13|1999-09-28|Micron Technology, Inc.|Method of fabricating a semiconductor device utilizing polysilicon grains|US6221705B1|1997-07-28|2001-04-24|Texas Instruments Incorporated|Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells|
    US6156653A|1997-11-03|2000-12-05|Zilog, Inc.|Method of fabricating a MOS device|
    US20040007733A1|2002-06-26|2004-01-15|Macronix International Co., Ltd.|Floating gate memory cell and forming method|
    US6872972B2|2003-07-16|2005-03-29|Macronix International Co., Ltd.|Method for forming silicon film with changing grain size by thermal process|
    JP2005093910A|2003-09-19|2005-04-07|Toshiba Corp|Semiconductor memory device and method for manufacturing same|
    US6927137B2|2003-12-01|2005-08-09|Texas Instruments Incorporated|Forming a retrograde well in a transistor to enhance performance of the transistor|
    US7060594B2|2004-10-19|2006-06-13|Macronix International Co., Ltd.|Memory device and method of manufacturing including deuterated oxynitride charge trapping structure|
    US7334182B2|2004-11-24|2008-02-19|Northrop Grumman Corporation|Serial data preservation method|
    US7378335B2|2005-11-29|2008-05-27|Varian Semiconductor Equipment Associates, Inc.|Plasma implantation of deuterium for passivation of semiconductor-device interfaces|
    KR100889550B1|2007-06-14|2009-03-23|주식회사 동부하이텍|Semi-conductor device, and method thereof|
    US8755229B1|2009-06-23|2014-06-17|Micron Technology, Inc.|Limiting flash memory over programming|
    法律状态:
    2001-11-16| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-03-29| FPAY| Fee payment|Year of fee payment: 4 |
    2009-05-21| FPAY| Fee payment|Year of fee payment: 8 |
    2013-03-18| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    US5396797P| true| 1997-07-28|1997-07-28||
    US09/123,605|US6221705B1|1997-07-28|1998-07-28|Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells|
    US09/788,248|US6326274B2|1997-07-28|2001-02-15|Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells|US09/788,248| US6326274B2|1997-07-28|2001-02-15|Method for improving performance and reliability of MOS technologies and data retention characteristics of flash memory cells|
    [返回顶部]